This course investigates techniques for designing large digital circuits with the Verilog Hardware Description Language (Verilog HDL). The course focuses on FPGAs; however, the techniques discussed are also applicable to the design of ASICs. The architectures of FPGAs are discussed in general with certain aspects of their internal operation discussed in detail. Emphasis is placed on connecting the Verilog HDL code to the hardware circuit that is constructed by the Verilog compiler and router. Weekly hours: 3 Lecture hours and 3 Practicum/Lab hoursPrerequisite(s): (CMPT 214 (taken) or CMPT 116 or CMPT 141) and EE 232.. Note: Students with credit for EE 431 will not receive credit for this course.
This course investigates techniques for designing large digital circuits with the Verilog Hardware Description Language (Verilog HDL). The course focuses on FPGAs; however, the techniques discussed are also applicable to the design of ASICs. The architectures of FPGAs are discussed in general with certain aspects of their internal operation discussed in detail. Emphasis is placed on connecting the Verilog HDL code to the hardware circuit that is constructed by the Verilog compiler and router. Weekly hours: 3 Lecture hours and 3 Practicum/Lab hoursPrerequisite(s): (CMPT 214 (taken) or CMPT 116 or CMPT 141) and EE 232.. Note: Students with credit for EE 431 will not receive credit for this course.
